Altera Demonstrates Interlaken Connectivity with Cavium OCTEON Multicore Processors
来源:华强电子网 作者:—— 时间:2013-08-05 14:13
Altera Corporation today announced the interoperability of its Interlaken intellectual property (IP) core on Stratix? V FPGAs with Cavium’s OCTEON multicore processors. This accomplishment simplifies OEM’s device decision making process by ensuring chip-to-chip connectivity upfront.
“Altera’s flexible Interlaken IP enabled us to quickly show interoperability between our products,” said John Bromhead, director, Solutions and Services at Cavium. “This solution gives our customers the added assurance that when they develop with Altera FPGAs and Cavium’s OCTEON processors, the devices will work seamlessly together. The ease of interoperability also helps customers meet tight time-to-market windows.”
The Altera? Interlaken IP core provides high throughput and performance when workloads are at their peak. Features include:
More than 20 parameters and settings provide the needed flexibility for system performance tuning, scalability and interoperability
Data rate and lane support up to 12.5G and x24 lanes
Standard and customized Interlaken IP cores offered
Fully integrated IP deliverable, includes MAC, PCS, and PMA layers
Interlaken Protocol Definition v1.2 compliant
“The flexibility of our Interlaken IP core makes Altera FPGAs instantly usable with the variety of SoC, ASSP and ASIC device interfaces in the market,” said Alex Grbic, director of product marketing at Altera. “Demonstrating interoperability with Cavium OCTEON devices shows both the high quality of our Interlaken IP and our commitment to proving out solutions.”
The Altera Interlaken IP core is ideal for multi-terabit routers and switches for access, carrier Ethernet and data center applications that demand IP configurability to optimize for various traffic profiles, and scalability for next-generation platforms. The Interlaken IP includes Altera’s technology-leading transceivers (PMA), PCS, and MAC layers. The PCS layer is hardened within the Stratix V and Arria? V FPGAs, thereby saving customers 30 to 50 percent on FPGA logic resources. In addition to resource savings, the Interlaken IP has been through extensive simulation verification and has been proven to work on internal and customer platforms.
- •广和通发布5G AI MiFi 解决方案,重新定义AI智联万物2025-05-22
- •东芝推出带有嵌入式微控制器的SmartMCD系列栅极驱动IC2024-03-28
- •Melexis推出动态RGB-LED应用新型开发方案2024-03-27
- •瑞萨率先在业内推出采用自研CPU内核的通用32位RISC-V MCU2024-03-26
- •东芝推出适用于电机控制的Arm Cortex-M4微控制器2024-03-26
- •艾迈斯欧司朗LED产品搭配二维码(Data Matrix)技术,帮助汽车制造商简化生产流程2024-03-25
- •颠覆性 Cadence Reality 数字孪生平台为人工智能时代的数据中心设计带来变革2024-03-22
- •微容科技贴片电容器抗弯曲解决方案——软端子系列MLCC2024-03-22
- •瑞萨推出全新MCU,支持高分辨率模拟功能与固件在线升级功能, 助力客户系统实现节能目标2024-03-22
- •Vishay推出旋钮电位器,简化工业和音频应用设计并优化成本2024-03-22